IN THE UNITED STATES PATENT AND TRADEMARK OFFICE

| Application Serial No | 10/829,213 |
|---|-------------------------|
| Filing Date | April 22, 2004 |
| Inventor | Luan C. Tran |
| Assignee | Micron Technology, Inc. |
| Group Art Unit | |
| Examiner | |
| Attorney's Docket No | MI22-2555 |
| Title: A Method of Forming Integrated Circuitry | |

COMMENTS ON STATEMENT OF REASONS FOR ALLOWANCE RE: MARCH 30, 2005 NOTICE OF ALLOWANCE

To:

Mail Stop Issue Fee

Commissioner for Patents

P.O. Box 1450

Alexandria, VA 22313-1450

From:

D. Brent Kenady

(Tel. 509-624-4276; Fax 509-838-3424)

Wells St. John P.S.

601 W. First Avenue, Suite 1300

Spokane, WA 99201-3828

Responsive to the Notice of Allowance dated March 30, 2005, Applicant comments as follows:

REMARKS

Claims 27-43 stand allowed in the present application.

The reasons for allowance appear to be directed to the recitation of claims 27-39 and 41-43. However, at least some of the recitations contained in the Reasons for Allowance are absent from the allowed claims. For

instance, the Examiner's reference to "being less than 8F²" **is not** recited in independent claim 40.

However, claim 40 is allowable for its own recited features that are neither shown nor suggested by the prior art, as evidenced by the prosecution history of the application.

Respectfully submitted,

| Datad: | 624-05 | |
|--------|-----------|--|
| Dated: | 6 - 1 - 0 | |

D. Brent Kenady Reg. No.40, 045